

**Web**Results 1 - 100 of about 602 for fpga 1284 communication interface. (0.54 seconds)

Tip: Save time by hitting the return key instead of clicking on "search"

**[PDF] DS097 Xilinx Parallel Cable IV**File Format: PDF/Adobe Acrobat - [View as HTML](#)... four-wire **interface**. It also supports the Xilinx Slave Serial. mode for Xilinx **FPGA** devices. It interfaces to target sys- ...[www.pa.msu.edu/hep/d0/ftp/run2b/l1cal/hardware/component\\_information/xilinx\\_cable\\_iv\\_data\\_sheet.pdf](http://www.pa.msu.edu/hep/d0/ftp/run2b/l1cal/hardware/component_information/xilinx_cable_iv_data_sheet.pdf) -[Similar pages](#)**Serial I/O**... printer **interface** is provided which is EPP, ECP and IEEE 1284 compatible. ...The PMC-4U utilizes a Xilinx **FPGA** to provide a 33/32 PCI **interface** and ...[www.groupipc.com/Products/prmc\\_products/Dir100062.html](http://www.groupipc.com/Products/prmc_products/Dir100062.html) - 41k - [Cached](#) - [Similar pages](#)**ieee1284\_intro**... JTAG INTERFACE/ ARM DEBUG / **FPGA** DESIGN / PCB DESIGN / IP REUSE / VHDL ...the 1284 parallel port provides an easy to use, high performance **interface** ...[www.amontec.com/ieee1284\\_intro.shtml](http://www.amontec.com/ieee1284_intro.shtml) - 48k - [Cached](#) - [Similar pages](#)**ieee1284\_ecp**... JTAG INTERFACE/ ARM DEBUG / **FPGA** DESIGN / PCB DESIGN / IP REUSE / VHDL ...document "The IEEE 1284 Extended Capabilities Port Protocol and ISA **Interface** ...[www.amontec.com/ieee1284\\_ecp.shtml](http://www.amontec.com/ieee1284_ecp.shtml) - 100k - [Cached](#) - [Similar pages](#)[ [More results from www.amontec.com](#) ]**Single Board Computers (SBC) Specifications**... Field Programmable Gate Arrays (**FPGA**) processors are a new computing ...RS232 - An **interface** between data terminal equipment and data **communications** ...[deskeng.globalspec.com/Specifications/SpecHelpAll?name=Computers\\_Single\\_Board&comp=1145](http://deskeng.globalspec.com/Specifications/SpecHelpAll?name=Computers_Single_Board&comp=1145) - 89k -[Cached](#) - [Similar pages](#)**[PDF] IMAGAV-1: Electro-Optical Measurements**File Format: PDF/Adobe Acrobat - [View as HTML](#)... The control board for IMAGAV-1 is an **FPGA**-based board which interfaces the... the control board acts as a control and **communication interface** between ...[www.imse.cnm.es/~dictam/2ND\\_PHASE/Demonstrators/MRImag64x64/mrimag64x64\\_elect1.pdf](http://www.imse.cnm.es/~dictam/2ND_PHASE/Demonstrators/MRImag64x64/mrimag64x64_elect1.pdf) - [Similar pages](#)**SBS Technologies > Pressroom: embedded computer market supplier of ...**... I/O Modules, Tsunami **FPGA** Processors, I/O & **Communications** ... write interrupts,and a full-duplex **communications interface** to the Broadcast MEMORY hub. ...[www.sdlcomm.com/pressroom/115](http://www.sdlcomm.com/pressroom/115) - 20k - [Cached](#) - [Similar pages](#)**JADTech Corporation - Computer Technology Products**... **FPGA** designs for XILINX, ALTERA, and ACTEL devices including IP core ...Battery powered, hand-held serial **communications analyzer** and bit error tester ...[www.imeg.com/jadtech/contract.htm](http://www.imeg.com/jadtech/contract.htm) - 10k - [Cached](#) - [Similar pages](#)**Warp Nine Engineering - The IEEE 1284 Experts - F/Port Product Sheet**... connection to any printer or plotter using the Centronics **interface**, ...

F/Port's hardware is based on field programmable gate array (**FPGA**) technology. ...  
[www.fapo.com/fport.htm](http://www.fapo.com/fport.htm) - 16k - [Cached](#) - [Similar pages](#)

[\[PDF\]](#) [Warp Nine Engineering F/Port ISA Card](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... The EPP personality implements the IEEE 1284 EPP interface protocol. ...  
card is essentially a FIFO and Xilinx **FPGA** with an ISA interface and a DB25 ...  
[www.fapo.com/cgi-bin/download.pl?file=fportreg.pdf](http://www.fapo.com/cgi-bin/download.pl?file=fportreg.pdf) - [Similar pages](#)

[ [More results from www.fapo.com](#) ]

[CompactPCI-Systems.com | Product Guide | Ruggedized Products: Level 3](#)

... the use of the onboard **FPGA** • Both an X11/OpenGL and GUI-independent software  
... 3 **communications** • 4W power consumption • Provides a copper **interface** ...  
[www.compactpci-systems.com/products/guides/rugged.1-2004/3/](http://www.compactpci-systems.com/products/guides/rugged.1-2004/3/) - 110k - [Cached](#) - [Similar pages](#)

[CompactPCI-Systems.com | PCI-SIG Member Company Products](#)

... Semiconductor Super I/O controllers • Four **communication** channels with 115  
... rates • Single parallel **interface** (EPP, ECP, and IEEE 1284 compatible) ...  
[www.compactpci-systems.com/products/guides/pcisig/](http://www.compactpci-systems.com/products/guides/pcisig/) - 179k - [Cached](#) - [Similar pages](#)  
[ [More results from www.compactpci-systems.com](#) ]

[\[PDF\] Software to development board \*\*communications\*\*](#)

File Format: PDF/Adobe Acrobat

... device on your board with an **FPGA** design, the JTAG **communications** must ...  
pins on the physical **FPGA** device routed to an on-board **interface** connector. ...  
[www.altium.com/learningguides/AP0119\\_UsingDXP2004WithA3rdPartyBoard.pdf](http://www.altium.com/learningguides/AP0119_UsingDXP2004WithA3rdPartyBoard.pdf) - [Similar pages](#)

[Senior Electronic Hardware Engineer - Contractor - Rowland Heights ...](#)

... **Communications**: Multiplxer, FDDI, 10/100, FAX, T1/T3, 1394, **1284**, 232, 485,  
... Detect **interface** to DSP Processor, DSP56321 using Altera Cyclone **FPGA** ...  
[www.sologig.com/employer/profiles/view.php?id=64573](http://www.sologig.com/employer/profiles/view.php?id=64573) - 21k - [Cached](#) - [Similar pages](#)

[Kanda Product Index](#)

... a high-speed IEEE 1284 printer-port **interface** with up to 1MB/sec. transfer rate.  
... **FPGA** based IEEE 1284 slave printer port, up to 1MB/s transfer rate ...  
[www.kanda.com/func/indexaz.php3?letter=S](http://www.kanda.com/func/indexaz.php3?letter=S) - 48k - [Cached](#) - [Similar pages](#)

[Conduction-Cooled cPCI Boards Gallery | COTS Journal](#)

... **FPGA** Compute Engine Goes Rugged. Once relegated to simple glue **interface** ...  
two RS-232 serial ports, two USB 2.0 ports, an IEEE 1284 parallel port, ...  
[www.cotsjournalonline.com/home/printthis.php?id=100209](http://www.cotsjournalonline.com/home/printthis.php?id=100209) - 19k - [Cached](#) - [Similar pages](#)

[\[PDF\] Products](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... Xilinx has upped the ante with their latest high-density **FPGA**, the ...  
of SDRAM, and I/O includes two serial ports, an IEEE-1284 parallel port and four ...  
[www.cotsjournalonline.com/pdfs/2002/03/cots03-products.pdf](http://www.cotsjournalonline.com/pdfs/2002/03/cots03-products.pdf) - [Similar pages](#)

[\[PDF\] ISA-ACTEL51](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... Core8051™ microcontroller core in the Actel **FPGA**. Special "silicon hooks" are  
integrated into ... use **interface**. A feature-limited version of the system ...  
[www.fs2.com/pdfs/ISA-ACTEL51.pdf](http://www.fs2.com/pdfs/ISA-ACTEL51.pdf) - [Similar pages](#)

[\[PDF\] Getting Started](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... When using the probe, the Nios processor design in the **FPGA** must include the Nios OCI debug module. ... Manage the stdio **communication interface**. ...  
[www.fs2.com/nios\\_download/Nios-Getting-Started.pdf](http://www.fs2.com/nios_download/Nios-Getting-Started.pdf) - [Similar pages](#)  
[ More results from [www.fs2.com](http://www.fs2.com) ]

## Catalog of Electronic Components

... **Communication Processors**; Digital Signal Processors (DSP). AFE Processors; Audio DSP ... Microprocessor Elements; Microprocessor **Interface Components** ...  
[www.chipcatalog.com/](http://www.chipcatalog.com/) - 58k - [Cached](#) - [Similar pages](#)

### [PDF] DS097: "Xilinx Parallel IV Cable" v1.0 (10/01)

File Format: PDF/Adobe Acrobat - [View as HTML](#)  
... Uses IEEE 1284 ECP protocol for high-speed. **communications**. Parallel Cable IV Description ... mode for Xilinx **FPGA** devices. It interfaces to target sys- ...  
[www-corot.ohspm.fr/COROT-ETC/Files/Xilinx/Parallel-Cable-IV.pdf](http://www-corot.ohspm.fr/COROT-ETC/Files/Xilinx/Parallel-Cable-IV.pdf) - [Similar pages](#)

## D&R Silicon IP Catalog: MOXSYN IP Listing

... Initiator/Target (Master/Slave), Interconnect, **Interface Standards**, Interrupt, ... ASIC, **FPGA**, systems, and boards using HDL to develop circuits and ...  
[www.us.design-reuse.com/sip/provider.php?prov=264](http://www.us.design-reuse.com/sip/provider.php?prov=264) - 68k - [Cached](#) - [Similar pages](#)

### [PDF] DS114: "MultiPRO Desktop Tool"

File Format: PDF/Adobe Acrobat - [View as HTML](#)  
... Uses IEEE 1284 ECP protocol for high-speed. **communications** ... programming or **FPGA** configuration when attached to user ...  
[www.xilinx.com/bvdocs/publications/ds114.pdf](http://www.xilinx.com/bvdocs/publications/ds114.pdf) - [Similar pages](#)

### [PDF] Programmable Solutions for Set-top Boxes

File Format: PDF/Adobe Acrobat - [View as HTML](#)  
... **Interface**. General. Purpose ... It enables **communication**. between networked appliances in the home ... presence of the **FPGA** in the system provides ...  
[www.xilinx.com/publications/products/strategic/xcell\\_pdl/xc\\_stb42.pdf](http://www.xilinx.com/publications/products/strategic/xcell_pdl/xc_stb42.pdf) - [Similar pages](#)  
[ More results from [www.xilinx.com](http://www.xilinx.com) ]

### [PDF] A Design Platform Optimized for Inner Loop Motor Control

File Format: PDF/Adobe Acrobat - [View as HTML](#)  
... **interface** chips. The flexible algorithm is. implemented in **FPGA**, so that it ... to the host **communication**. or man-machine **interface** side require less ...  
[www.irf.com/technical-info/whitepaper/pcimeur03innerloop.pdf](http://www.irf.com/technical-info/whitepaper/pcimeur03innerloop.pdf) - [Similar pages](#)

## ePanorama

... shows the logic required to implement an IEEE-1284-compliant parallel port, ... Bidirectional RS-232 **Communication** Uses Only One I/O Line - sometimes ...  
[www.epanorama.net/links/project\\_interfacing.html](http://www.epanorama.net/links/project_interfacing.html) - 37k - [Cached](#) - [Similar pages](#)

## Consultant Connection: Accelerated Technology, Embedded Systems ...

... tasks and drivers for x86 multi-protocol **communications** board to Nucleus PLUS. ... Mitel 8940 ST-BUS Clock Generator, and proprietary **FPGA**-based devices ...  
[www.acceleratedtechnology.com/ATI/consultants.php](http://www.acceleratedtechnology.com/ATI/consultants.php) - 52k - [Cached](#) - [Similar pages](#)

### [PDF] A Hardware and Software Monitor for High-Level System-on-Chip ...

File Format: PDF/Adobe Acrobat - [View as HTML](#)  
... the host **interface** to the tool environment. The tool envir-. onment is only described slightly ... In a **FPGA** solution it is also convenient to monitor a ...  
[www.mrtc.mdh.se/publications/0256.pdf](http://www.mrtc.mdh.se/publications/0256.pdf) - [Similar pages](#)

[PDF] [On-Chip Monitoring of Single- and Multiprocessor Hardware Real ...](#)  
File Format: PDF/Adobe Acrobat - [View as HTML](#)  
... **communication interface** in between. Section 4 describes. an **FPGA** prototype  
... IEEE 1284. [5] Xilinx inc. <http://www.xilinx.com/prs/rls/ibmpartner.htm>. ...  
[www.mrtc.mdh.se/publications/0378.pdf](http://www.mrtc.mdh.se/publications/0378.pdf) - [Similar pages](#)  
[ More results from [www.mrtc.mdh.se](http://www.mrtc.mdh.se) ]

[doc] [Jimmy Moore](#)  
File Format: Microsoft Word 2000 - [View as HTML](#)  
... Extensive Analog, Digital, **FPGA**, ASIC, and Microprocessor Hardware Design.  
... **Communications:** ATM, FDDI, USB, ETHERNET, FAX, T1, T3, 1394, **1284**, 232, ...  
[www.advancing.ws/samples/Resume%20Examples/Hardware%20Eng%20Resume.doc](http://www.advancing.ws/samples/Resume%20Examples/Hardware%20Eng%20Resume.doc) - [Similar pages](#)

[PDF] [EPP\\_Slave Datasheet](#)  
File Format: PDF/Adobe Acrobat  
... The EPP\_Slave core can be implemented either in **FPGA** devices or ASIC ...  
with the EPP port's electrical characteristics, as described in IEEE 1284-2000 ...  
[www.cast-inc.com/cores/epp\\_slave/cast\\_epp\\_slave.pdf](http://www.cast-inc.com/cores/epp_slave/cast_epp_slave.pdf) - [Similar pages](#)

[PDF] [EXPLOITING A REAL-TIME LINUX PLATFORM IN CONTROLLING ROBOTIC ...](#)  
File Format: PDF/Adobe Acrobat - [View as HTML](#)  
... A bidirectional **communication** between the PC. and the external **interface** is  
provided through a ... and implemented in the **FPGA**. Data buffers, used ...  
[panzieri.dia.uniroma3.it/Articoli/WorldFAC02a.pdf](http://panzieri.dia.uniroma3.it/Articoli/WorldFAC02a.pdf) - [Similar pages](#)

[GDA's IP Portfolio](#)  
... IEEE-1284, IIC-interface devices, FDC (floppy disc controller) and audio ...  
is a one 1-Gigabit Optical **interface** that directly interfaces with the **FPGA** ...  
[www.gdatech.com/Ip-Portfolio.htm](http://www.gdatech.com/Ip-Portfolio.htm) - 120k - [Cached](#) - [Similar pages](#)

[Search This Site GlobalSpec Ultimate Products Product Categories ...](#)  
... Readers say: » "It sure would be nice if everybody in the **FPGA** world ...  
Previous IEEE 1284 interface solutions required external ESD protection to ...  
[www.eeproductcenter.com/ultimate/1.1/logic.html](http://www.eeproductcenter.com/ultimate/1.1/logic.html) - 34k - [Cached](#) - [Similar pages](#)

[SOCcentral - ASIC, \*\*FPGA\*\*, EDA, and IP news and design information](#)  
... and users of intellectual property (IP), programmable logic (**FPGA**, CPLD, ...  
a 32-bit SysAD **interface** that connects to the PM8172 System Controller. ...  
[www.soccentral.com/results.asp?entryID=4337](http://www.soccentral.com/results.asp?entryID=4337) - 20k - Apr 11, 2005 - [Cached](#) - [Similar pages](#)

[doc] [Jimmy Moore](#)  
File Format: Microsoft Word 2000 - [View as HTML](#)  
... Extensive Digital, **FPGA**, ASIC, Analog, and Microprocessor Hardware Design.  
... **Communications:** ATM, FDDI, ETHERNET, FAX, T1, T3, 1394, **1284**, I2C, I2S □ ...  
[www.ee-consultants.com/resumes/JimmyMoore2001EE.doc](http://www.ee-consultants.com/resumes/JimmyMoore2001EE.doc) - [Similar pages](#)

[EBA 2/99- CUTTING EDGE](#)  
... mass storage, **communications**, printing and human **interface** devices. ...  
IEEE 1284, Centronics or SCSI) with a **USB interface** and allowing it to be easily ...  
[www.eb-asia.com/EBA/issues/9902/0299ce.htm](http://www.eb-asia.com/EBA/issues/9902/0299ce.htm) - 17k - [Cached](#) - [Similar pages](#)

[Electronic Juice Station- Electronic Projects](#)  
... FarPoint Communications' Introduction to the IEEE 1284 Parallel Port Standard  
... open core IP (**FPGA** based, contains PCI, USB, etc... great) ...  
[www.geocities.com/cheah\\_wei/links.html](http://www.geocities.com/cheah_wei/links.html) - 34k - [Cached](#) - [Similar pages](#)

**Dr. Sam Karunanthi**

... and **communications interfaces** such as: RS232C, USB, IEEE 1394, IEEE 1284, ...  
 physical design planning, **FPGA/CPLD programming or ASIC vendor interface**, ...  
[www.geocities.com/samkarun/](http://www.geocities.com/samkarun/) - 11k - [Cached](#) - [Similar pages](#)

**MPC Data : A guide to parallel ports**

... The relevant standard is the snappily titled "IEEE Std.1284-1994 ... Method for a Bi-directional Parallel Peripheral Interface for Personal Computers". ...  
[www.mpc-data.co.uk/articles/guide\\_parallel\\_ports.htm](http://www.mpc-data.co.uk/articles/guide_parallel_ports.htm) - 45k - [Cached](#) - [Similar pages](#)

**SBS科技> 新闻中心 : 嵌入式计算机领域的系统和板级解决方案供应商。**

... and a full-duplex **communications interface** to the Broadcast MEMORY hub. ...  
 For information on SBS Bit 3 Operations, contact **1284 Corporate Center Drive** ...  
[china.sbs.com/pressroom/115](http://china.sbs.com/pressroom/115) - 20k - [Cached](#) - [Similar pages](#)

**Quad UART Integrates 3.3V PCI Interface**

... a 3.3V **PCI interface**, 8-bit local bus, and an IEEE 1284 parallel port into a single 160 LQFP. ... Acqiris cPCI digitizer platform with on-board **FPGA** ...  
[www.eepn.com/Locator/Products/ArticleID/28381/Action/Issue/28381.html](http://www.eepn.com/Locator/Products/ArticleID/28381/Action/Issue/28381.html) - [Similar pages](#)

**EDN Access–12.04.97 Hot 100 Products: North America (1-50)**

... a serial **communications interface**; a serial peripheral **interface**; a 16-bit, ...  
 ... The USS-720 device acts as a bridge between the USB and an IEEE-1284 ...  
[www.edn.com/archives/1997/120497/25cs-01.htm](http://www.edn.com/archives/1997/120497/25cs-01.htm) - 80k - [Cached](#) - [Similar pages](#)

**EDN - 31st Annual Microprocessor Directory Field Guide - 8/5/2004 ...**

... you to operate the processor in stand-alone mode before configuring the **FPGA**.  
 ... one 32-bit **PCI interface** that make it suitable for the storage market. ...  
[www.edn.com/article/CA438294.html](http://www.edn.com/article/CA438294.html) - [Similar pages](#)  
 [ More results from [www.edn.com](http://www.edn.com) ]

**Bücherliste ZEE**

... **FPGA** Data Book and Design Guide, 5172035-0, Actel, 1995. Dioden, AEG, 1980  
 ... SAB 82C51A Programmable **Communications Interface** 1988, Siemens, 1988 ...  
[www.unibw-hamburg.de/zee/texte/Zee-Dat.html](http://www.unibw-hamburg.de/zee/texte/Zee-Dat.html) - 509k - [Cached](#) - [Similar pages](#)

**[PDF] Optimal FPGA Module Placement with Temporal Precedence Constraints**

File Format: PDF/Adobe Acrobat  
 ... ules in space and time for **FPGA** architectures with re- ... using a bus **interface** and stored to external memory. Sub-. sequently, assuming the receiving ...  
[doi.ieee.org/10.1109/DATE.2001.915093](https://doi.ieee.org/10.1109/DATE.2001.915093) - [Similar pages](#)

**Meet Dragonix, an 'open hardware' Linux SBC**

... Altera ACEX 1k30-3 **FPGA** with 50 free pins (one PLL input) and JTAG ...  
 2nd RS232C and IEEE 1284 add-on board – this 100 x 160 mm board includes a 2nd ...  
[linuxdevices.com/news/NS7265702232.html](http://linuxdevices.com/news/NS7265702232.html) - 49k - [Cached](#) - [Similar pages](#)

**[PDF] IPC/COMPACGP-1C, -1D, -2C, -2CE**

File Format: PDF/Adobe Acrobat - [View as HTML](#)  
 ... **CAN Communication Interface X1.** 3.6. 3.5.5. **CAN Communication Interface X2** ...  
 IEEE 1284 termination network with integrated ESD protection ...  
[www.syslogic.ch/daten/manuals/ipc/compacgp1ce.pdf](http://www.syslogic.ch/daten/manuals/ipc/compacgp1ce.pdf) - [Similar pages](#)

**Cisco IOS Interface and Hardware Component Command Reference ...**

... Interface and Hardware Component Commands: I through L  
to provide a way to test **communication** within the router or access server. ...  
[www.cisco.com/en/US/products/sw/iosswrel/](http://www.cisco.com/en/US/products/sw/iosswrel/)  
[ps5207/products\\_command\\_reference\\_chapter09186a00801a7e9d.html](http://ps5207/products_command_reference_chapter09186a00801a7e9d.html) - 361k - Cached - Similar pages

**Interface and Hardware Component Commands: I through L**  
... Intrusion Detection System (IDS) monitoring on a specified **interface**, ...  
to provide a way to test **communication** within the router or access server. ...  
[www.cisco.com/univercd/cc/td/doc/product/software/ios123/123tcr/123tir/int\\_i1gt.htm](http://www.cisco.com/univercd/cc/td/doc/product/software/ios123/123tcr/123tir/int_i1gt.htm) - 356k -  
Cached - Similar pages

### [DOC] EmbeddedCompetency

File Format: Microsoft Word 97 - [View as HTML](#)

... innovative solutions sophisticated **communication** network connecting all our  
... Writing Device Drivers to **interface** with the DSPs for AAL functionality ...  
[www.networkprograms.com/.../downloaditem.asp?download=whitepapers/Embedded%20Competency%20White%20Paper.doc](http://www.networkprograms.com/.../downloaditem.asp?download=whitepapers/Embedded%20Competency%20White%20Paper.doc) - Similar pages

### [PDF] HW+SW AES Application

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... A System Level **FPGA** is a Field Programmable Gate Array (**FPGA**) that also contains  
... a 32-bit 66MHz PCI master and target **interface**, an SDRAM and ...  
[www.quicklogic.com/images/DC2004\\_App\\_Article.pdf](http://www.quicklogic.com/images/DC2004_App_Article.pdf) - Similar pages

### [PDF] A Development System for Creating Real-Time Machine Vision ...

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... available **FPGA** development tools require the expertise of an experienced  
digital hardware ... **interface** software. After design entry and verification, ...  
[csdl.computer.org/comp/proceedings/hicss/1999/0001/03/00013046.PDF](http://csdl.computer.org/comp/proceedings/hicss/1999/0001/03/00013046.PDF) - Similar pages

### Welcome to FTD Solutions

... many projects in applications such as **Wireless Communications**, **FPGA**, Multimedia,  
Codec, ... **USB2IDE Interface** \* UTMI Digital \* UTMI SIE \* UBM 1.01 ...  
[www.ftdsolutions.com/services/design/services.html](http://www.ftdsolutions.com/services/design/services.html) - 23k - Cached - Similar pages

### [PDF] IEEE 1284 softcore - implementation issues - ASICs, 1999. AP-ASIC ...

File Format: PDF/Adobe Acrobat

... the IEEE-1284 protocol being executed in the processor. and the other is the  
hardware engine ... Peripheral **Interface** for Personal Computers," defines a ...  
[ieeexplore.ieee.org/iel5/6664/17814/00824080.pdf?arnumber=824080](http://ieeexplore.ieee.org/iel5/6664/17814/00824080.pdf?arnumber=824080) - Similar pages

### [PDF] System-on-chip design for TV-centric home networks - Consumer ...

File Format: PDF/Adobe Acrobat

... can connect home **communication** products to the Internet via a ... We are using  
the **FPGA** emulator to emulate both our 32- ...  
[ieeexplore.ieee.org/iel5/9037/28685/01286912.pdf?arnumber=1286912](http://ieeexplore.ieee.org/iel5/9037/28685/01286912.pdf?arnumber=1286912) - Similar pages

### [PDF] Cu-08 ASIC

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... C, IrDA, Serial Host Transport Layer, Serial **Communication** ... synchronous  
SRAM-like **interface**; one-, two-, and three-stage, pipeline operating modes. ...  
[www-306.ibm.com/.../techlib.nsf/techdocs/B94836B08168F45A87256BC9006B0AE5/\\$file/Cu-08 ASIC\\_073004.pdf](http://www-306.ibm.com/.../techlib.nsf/techdocs/B94836B08168F45A87256BC9006B0AE5/$file/Cu-08 ASIC_073004.pdf) - Similar pages

### [PDF] MP3 Personal Digital Players Using Actel FPGAs

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... 1284-compatible interface protocol. Figure 6 • MX Routing Structure ...  
acts as the host device and the **FPGA parallel port interface** ...  
[www.actel.com/documents/MP3.pdf](http://www.actel.com/documents/MP3.pdf) - [Similar pages](#)

### [PDF] Slide 1

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... program ming modules. ADCs. **FPGA**. PPC. PPC. **Communication Ports** ... IO blocks used as **interface** between the Xilinx. blockset and other Simulink blocks ...  
[www-bd.gsi.de/Projects/FAIR\\_Developments/Beam\\_Position\\_Monitors/IT\\_Libera\\_programming\\_RUTK.pdf](http://www-bd.gsi.de/Projects/FAIR_Developments/Beam_Position_Monitors/IT_Libera_programming_RUTK.pdf) - [Similar pages](#)

### Cameron Mayor - Technical Bio

... service into the existing web based **interface** and backend database. ...  
wrote an IEEE 1284 compliant driver in C for an **FPGA** implemented parallel port. ...  
[www.demonstrant.ca/~cam/CMayor\\_TechProfile\\_Mar2005.html](http://www.demonstrant.ca/~cam/CMayor_TechProfile_Mar2005.html) - 11k - [Cached](#) - [Similar pages](#)

### [PDF] Resume of Radovan D. Stojanovic

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... linear CCD sensors using an EPP **interface**, Measurement Science and ...  
**FPGA** implementation of basic video acquisition techniques and image ...  
[www.apeg.cg.ac.yu/stox\\_resume.pdf](http://www.apeg.cg.ac.yu/stox_resume.pdf) - [Similar pages](#)

### NetX.ch - Lexikon - Suche

... 90%, Asynchronous **Communications Interface** Adapter (ACIA) I/O-Chip ... 90%,  
Network Printer Alliance (IEEE 1284, IBM, Lexmark, Xerox) (NPA) ...  
[www.netx.ch/lexikon/suche.asp?str=a](http://www.netx.ch/lexikon/suche.asp?str=a) - 162k - [Cached](#) - [Similar pages](#)

### Department - Forefront

... Adding two-way **communication** to RKE can expand its potential uses. ...  
for electromagnetic-interference (EMI) filtering on IEEE 1284 parallel ports. ...  
[elecdesign.com/Departments/DepartmentID/9/9.html](http://elecdesign.com/Departments/DepartmentID/9/9.html) - [Similar pages](#)

### DXP Saturn - Benchtop Digital X-Ray Spectrometer

... eg. used for SEM scanning applications; **Communications** via enhanced parallel port (IEEE 1284). Universal Serial Bus (USB) **interface** coming soon! ...  
[www.xia.com/DXP\\_Saturn.html](http://www.xia.com/DXP_Saturn.html) - 24k - [Cached](#) - [Similar pages](#)

### XIA Product Thumbnail Catalog

... The DXP employs a field programmable gate array (**FPGA**) as a 'firm-wired' yet fully ... **communications** via the Extended Parallel Port (IEEE 1284) port. ...  
[www.xia.com/Product\\_Catalog.html](http://www.xia.com/Product_Catalog.html) - 48k - [Cached](#) - [Similar pages](#)

### [PDF] Applications in Digital Multimedia World

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... **Multimedia Communication**. More and more bandwidth is demanded ... Implementation in **FPGA**. Transmitter simulation result. Receiver simulation result ...  
[larc.ee.nthu.edu.tw/~dtc/doc/seminar031121.pdf](http://larc.ee.nthu.edu.tw/~dtc/doc/seminar031121.pdf) - [Similar pages](#)

### fpga module on GlobalSpec

... modules include on-off signals used in **communication**, user **interface**, or control.  
... Results for "fpga module" Product Announcements: 1 - 15 of 1284 ...  
[semiconductors.globalspec.com/Industrial-Directory/FPGA\\_module](http://semiconductors.globalspec.com/Industrial-Directory/FPGA_module) - 61k - [Cached](#) - [Similar pages](#)

### Parallel and Distributed Processing Techniques and Applications 2004

... + I/O + File Sharing & Transfer + **Communication Algorithms** ... Mapping an Adaptive Algorithm for EM Interference Nulling on **FPGA-Based Device**. ...

[www.informatik.uni-trier.de/~ley/db/conf/pdpta/pdpta2004-3.html](http://www.informatik.uni-trier.de/~ley/db/conf/pdpta/pdpta2004-3.html) - 35k - Apr 11, 2005 - [Cached](#) - [Similar pages](#)

### **FPGA FAQ comp.arch.fpga archives - messages from 54425**

... It is for **communication** between other devices on this PCI-X bus. ... but now

I must implementation the standard IEEE 1284 on Altera's **FPGA**. ...

[www.fpga-faq.org/archives/54425.html](http://www.fpga-faq.org/archives/54425.html) - 68k - [Cached](#) - [Similar pages](#)

### **FPGA FAQ comp.arch.fpga archives - messages from 54375**

... write to the FLASH (easier if you have a Ethernet or PCI **interface** on the **FPGA**),

... Chameleon POD is based on a Xilinx coolrunner XPLA device on 1284. ...

[www.fpga-faq.org/archives/54375.html](http://www.fpga-faq.org/archives/54375.html) - 63k - [Cached](#) - [Similar pages](#)

[ More results from [www.fpga-faq.org](http://www.fpga-faq.org) ]

### **[PDF] ClusterNet: An Object-Oriented Cluster Network**

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... If the network is inefficient, the added **communication** and coordination ...

middle of the picture with the Altera label is the **FPGA** configuration cable. ...

[ipdps.ece.unm.edu/2000/pc-now/18000028.pdf](http://ipdps.ece.unm.edu/2000/pc-now/18000028.pdf) - [Similar pages](#)

### **[PDF] SOC Design and Application Outline**

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... The integration of Mobile **Communication** and Internet. has become the trend of

future. ... **FPGA** can be packaged into an IP module. placed on an SOC ...

[www.ee.ncu.edu.tw/~ee892009/soc/soc-9-26.pdf](http://www.ee.ncu.edu.tw/~ee892009/soc/soc-9-26.pdf) - [Similar pages](#)

### **[PDF] RHP4K User's Guide**

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... tion and host data **communications** supporting 0.5 MB/s normal maximum ...

gramming **interface**. **FPGA** Support. • Xilinx 4000, 4000A, 4000E series 5V FPGAs ...

[web.mit.edu/bunnie/www/xi/userguide.pdf](http://web.mit.edu/bunnie/www/xi/userguide.pdf) - [Similar pages](#)

### **CSD- September 1999 - Communication Processors: A Buyer's Guide**

... two serial ports, four IEEE 1284 parallel ports, a bus **interface** along with all

... Product description: The PAX.core 100 is an Altera **FPGA**-based core. ...

[www.csdmag.com/main/1999/09/9909plist.htm](http://www.csdmag.com/main/1999/09/9909plist.htm) - 106k - [Cached](#) - [Similar pages](#)

### **OC LA SD LINE CARD**

... XP **FPGA**/PLDs (non volatile instant ON, infinitely configurable). ...

high performance **communication** IC's, Ethernet products, mixed signal analog and ...

[www.bagersales.com/linecard/linecardoclasd.htm](http://www.bagersales.com/linecard/linecardoclasd.htm) - 22k - [Cached](#) - [Similar pages](#)

### **Acme Systems is shipping a tiny, inexpensive, RISC CPU-based SBC ...**

... New rugged **FPGA** PMC card from Curtiss-Wright Controls Embedded Computing (CWCEC

... as well as an Ethernet transceiver and various **interface** components. ...

[www.ipcnet.com/info/news.html?N\\_ID=50325124446022724](http://www.ipcnet.com/info/news.html?N_ID=50325124446022724) - 35k - [Cached](#) - [Similar pages](#)

### **[PDF] Limited Warranty**

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... The Pod Control **FPGA** collects data from the appropriate **interface**, RS232,

RS449, or ... The **interface** between the Data **Communications** Equipment (DCE), ...

[www.ald.com/manuals\\_PDFs/232A\\_win\\_Manual\\_\(RevA\).pdf](http://www.ald.com/manuals_PDFs/232A_win_Manual_(RevA).pdf) - [Similar pages](#)

### **[PDF] Bisquare Systems Pvt. Ltd.**

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... ASIC/FPGA CORES. THESE CORES HAVE BEEN VERIFIED IN SYSTEM ... independent **interface** between ip cores that reduces design time, ...

[www.bisquare.com/bisquare%20brochure.pdf](http://www.bisquare.com/bisquare%20brochure.pdf) - [Similar pages](#)

### [PDF] cPCI-MXP64GX

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... Management Interface (IPMI) implemented, using **FPGA** logic, one multiple ...

Parallel Port: One bi-directional with all IEEE 1284 protocols supported ...

[www.leanet.it/categorie/144/837/files/cPCI-MXP64GX.pdf](http://www.leanet.it/categorie/144/837/files/cPCI-MXP64GX.pdf) - [Similar pages](#)

### Institut Eurecom - Mobile Communications Unit Publications

... **FPGA** implementation of a MIMO receiver front-end for UMTS ... IEEE Transactions on **communications** Vol 47 N°9 - September 1999 , pp 1284-1287 ...

[www.eurecom.fr/cm/homeCM/publiCM.en.htm](http://www.eurecom.fr/cm/homeCM/publiCM.en.htm) - 513k - [Cached](#) - [Similar pages](#)

### [doc] LHCb Word 97 template

File Format: Microsoft Word 2000 - [View as HTML](#)

... to give sufficient detail to define the **interface** towards other parts of the

... an **FPGA**, which apart from decoding the SPECS bus **communication** provides ...

[lhcb-vd.web.cern.ch/lhcb-vd/ECS/VELO\\_PU\\_Control\\_and\\_Monitoring.doc](http://lhcb-vd.web.cern.ch/lhcb-vd/ECS/VELO_PU_Control_and_Monitoring.doc) - [Similar pages](#)

### Terms and Definitions

... **FPGA**, field programmable gate array. A programmable logic device which ...

A **communications interface** that supports bit by bit data transmission. (VH) ...

[www-ece.engr.ucf.edu/~jza/glossary/terms.html](http://www-ece.engr.ucf.edu/~jza/glossary/terms.html) - 274k - [Cached](#) - [Similar pages](#)

### [PDF] Reprint

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... MatLab workspace and the **FPGA interface** module. In this setup, the hardware

platform and the ... research interests include **digital communications** with ...

[www.loe.ee.upatras.gr/Comes/Papers/2004\\_IEEE\\_Design\\_Test\\_ProtocolsImplementation.pdf](http://www.loe.ee.upatras.gr/Comes/Papers/2004_IEEE_Design_Test_ProtocolsImplementation.pdf) - [Similar pages](#)

### [PDF] High-speed video acquisition system applied to flow study

File Format: PDF/Adobe Acrobat

... low-cost system based on standard **FPGA** circuits; ... A standard parallel **interface**. (IEEE 1284) allows **communication** with a computer to save ...

[www.iop.org/EJ/article/0957-0233/9/9/022/e80921.pdf](http://www.iop.org/EJ/article/0957-0233/9/9/022/e80921.pdf) - [Similar pages](#)

### EP1284459

... Each module has a port **interface**, which defines the inputs and outputs ...

The **FPGA** allows dedicated hardware to be configured to match the HDL code. ...

[www.swpat.ffii.org/pikta/txt/ep/1284/459/](http://swpat.ffii.org/pikta/txt/ep/1284/459/) - 47k - [Cached](#) - [Similar pages](#)

### [PDF] Perception Coprocessors for Embedded Systems

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... portant **interface** capabilities for embedded mobile sys-. tems. Perception

algorithms have many ... **FPGA** devices and hybrid approaches have been explored ...

[www.cs.utah.edu/~ald/pubs/estimedia03.pdf](http://www.cs.utah.edu/~ald/pubs/estimedia03.pdf) - [Similar pages](#)

### Solaris Forums - Parallel port and SuperIO

... I'm working on a **FPGA** board, in which I'd like to implement my proprietary **communication** protokol for debugging (not 1284 compatible). ...

[forum.sun.com/thread.jspa?threadID=20291&tstart=45](http://forum.sun.com/thread.jspa?threadID=20291&tstart=45) - 29k - [Cached](#) - [Similar pages](#)

### Pavel Pisa's Bookmarks

... Memec - Semiconductor Distributor - Custom ASIC, **FPGA** and Intellectual ...

Warp Nine Engineering - The IEEE 1284 Experts - IEEE 1284 EPP- Enhanced ...

[www.felk.cvut.cz/~pisa/Public/my\\_bookmarks.html](http://cmp.felk.cvut.cz/~pisa/Public/my_bookmarks.html) - 199k - [Cached](#) - [Similar pages](#)

**[ps] Optimal FPGA Module Placement with Temporal Precedence Constraints ...**

File Format: Adobe PostScript - [View as Text](#)

... Intermodule **communication**. Intermodule communication is assumed to occur at

... memory connected to the **FPGA interface** (read-out) via a bus **interface**. ...

[www.math.tu-bs.de/~fekete/papers/date.ps](http://www.math.tu-bs.de/~fekete/papers/date.ps) - [Similar pages](#)

**[doc] Draft Agreement form for**

File Format: Microsoft Word 2000 - [View as HTML](#)

... 2 X Serial, 1 X IEEE 1284 Parallel, 4X USB 2.0, 1X Mouse connector, ...

OF ELECTRONICS & TELE-COMMUNICATION ENGINEERING. SPARTAN 2e FPGA MAIN BOARD ...

[www.jadavpur.edu/announce/E-5.DOC](http://www.jadavpur.edu/announce/E-5.DOC) - [Similar pages](#)

**[PDF] PATX5000 Embedded ATX Motherboard**

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... turing, voice over IP, high-speed data **communications**, medical imaging, and

... Type II socket attached to the secondary EIDE **interface**, 3.3V imple- ...

[www.rtsoft.ru/pdf/index.phtml?pdf=patx5000.pdf](http://www.rtsoft.ru/pdf/index.phtml?pdf=patx5000.pdf) - [Similar pages](#)

**[PDF] <a href="#7">Operator's Manual</a>**

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... **FPGA** 83-2384-05A. FONT 83-2386-05C. 256K FLASH MODULE B ... **Communications**.

Interface. USB, RS-232 (DB-9), and IEEE 1284 Compliant Centronics Parallel ...

[www.datamaxcorp.com/\\_assets/library/pdf/88230001\\_b.pdf](http://www.datamaxcorp.com/_assets/library/pdf/88230001_b.pdf) - [Similar pages](#)

**Digi-Key Manufacturer Index**

... Cable Assemblies, IEEE 1284 0027; Cable Assemblies, IEEE 1394 0030-0031 ...

CPLD 0129; Programmers/Emulators/AVR, **FPGA** Serial Configuration EEPROMs 0130 ...

[dkc1.digikey.com/DK/EN/PDF/EU042/M1.html](http://dkc1.digikey.com/DK/EN/PDF/EU042/M1.html) - 56k - [Cached](#) - [Similar pages](#)

**VERA - Verzeichnis EDV-Relevanter Akronyme [5/8]**

... ATM) LUP Language UPgrade (MS) LUT Look-Up Table (RAMDAC, **FPGA**, ... USA) NCSI

Network Communications Service Interface (NMP) NCSL National Computer ...

[www.uni-giessen.de/faq/archiv/de-acronyms.vera.part0-8/msg00005.html](http://www.uni-giessen.de/faq/archiv/de-acronyms.vera.part0-8/msg00005.html) - 64k - [Cached](#) - [Similar pages](#)

**Company Details: Avnet Kopp**

... **interface for communications** between microprocessors and peripherals ...

and performance will continue to improve and favours the **FPGA** solution over ...

[dataweek.co.za/Companies.ASP?pkCompanyID=5&Acc=0068&pklIssueID=473](http://dataweek.co.za/Companies.ASP?pkCompanyID=5&Acc=0068&pklIssueID=473) - 212k - [Cached](#) - [Similar pages](#)

**Web hosting : printer : 2.2.26**

... **communication** but reporting bidirectional; currently some HP printers ...

HP recommended that we use the bidirectional **interface** but ...

[www.oxxus.net/host/2.2.26/hosting-printer.htm](http://www.oxxus.net/host/2.2.26/hosting-printer.htm) - 58k - [Cached](#) - [Similar pages](#)

**Acronyms**

... CAPI Communication Application Program Interface (ISDN, API) ... EPP Enhanced

Parallel Port / Protocol (Intel, Zenith, Xircom, IEEE 1284) ...

[www.anyweb.co.uk/tecky/listings/19.html](http://www.anyweb.co.uk/tecky/listings/19.html) - 226k - [Cached](#) - [Similar pages](#)

**List of PCI ID's # # Maintained by Martin Mares <[mj@ucw.cz](mailto:mj@ucw.cz)> and ...**

... 10dc ATT2C15-3 **FPGA** 10dd Evans & Sutherland 10de nVidia Corporation 0008 NV1

... OSCI [Octal Serial Communication Interface] 18fb Resilience Corporation ...

[prism54.org/pub/linux/testing/pci.ids](http://prism54.org/pub/linux/testing/pci.ids) - 285k - [Cached](#) - [Similar pages](#)

[eletool](#) - [ Translate this page ]

... システム・オン・チップ時代のビジネス展開としてASIC/FPGAの開発をベースに ...  
System LSI, Standard interface that are IEEE 1284, IEEE 1394, Bluetooth, ...  
[www.eletool.co.jp/](http://www.eletool.co.jp/) - 20k - Cached - Similar pages

### UVA Computer Science: Publications

... SPEED: A Stateless Protocol for Real-Time Communication in Sensor Networks.  
... Placement and Routing for High-Performance FPGA layout. ...  
[www.cs.virginia.edu/studpubs/](http://www.cs.virginia.edu/studpubs/) - 55k - Apr 11, 2005 - Cached - Similar pages

Gooooooooogle ►  
Result Page: 1 2 3 4 5 6 [Next](#)

Free! Get the Google Toolbar. [Download Now](#) - [About Toolbar](#)



[Search within results](#) | [Language Tools](#) | [Search Tips](#) | [Dissatisfied? Help us improve](#)

[Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [About Google](#)

©2005 Google

[Return to the USPTO NPL Page](#) | [Help](#)

[Basic Search](#) [Advanced Search](#) [Topic Guide](#) [Publication Search](#) [Marked List: 0 documents](#) [My Research Summary](#) [Interface language: English](#)

Databases selected: Multiple databases...

[New! Dissertations in ABI/INFORM](#)

## Results

44 documents found for: ((*field programmable gate* or *fpga*) w/20 (*config\** and *interfac\**)) AND PDN(<10/26/2000)

[Set up Alert](#)[About](#)

[All sources](#) [Scholarly Journals](#) [Trade Publications](#) [Dissertations](#)

[Mark / Clear all on page](#)

[View marked documents](#)

[Show all documents](#)

Sort results by: [Most recent first](#)

1. **Cunning circuits confound crooks**

Brian Dipert. **EDN**. Boston: Oct 12, 2000. Vol. 45, Iss. 21; p. 103 (6 pages)

[Text+Graphics](#)

[Page Image - PDF](#)

[Abstract](#)

2. **FPGA combines multiple serial interfaces and logic**

Dave Bursky. **Electronic Design**. Cleveland: Oct 2, 2000. Vol. 48, Iss. 20; p. 74 (4 pages)

[Text+Graphics](#)

[Page Image - PDF](#)

[Citation](#)

3. **High-density FPGAs take on system ASIC features and performance levels**

Dave Bursky. **Electronic Design**. Cleveland: Sep 18, 2000. Vol. 48, Iss. 19; p. 97 (10 pages)

[Text+Graphics](#)

[Page Image - PDF](#)

[Citation](#)

4. **Triscend Delivers Industry's First 32-bit Configurable System-on-Chip Family**

Business/Technology Editors. **Business Wire**. New York: Aug 28, 2000. p. 1

[Full text](#)

[Abstract](#)

5. **On-chip processors broaden embedded designers' choices**

Dave Bursky. **Electronic Design**. Cleveland: Aug 21, 2000. Vol. 48, Iss. 17; p. 68 (2 pages)

[Text+Graphics](#)

[Page Image - PDF](#)

[Citation](#)

6. **Processors drive (or dive) into programmable-logic devices**

Markus Levy. **EDN**. Boston: Jul 20, 2000. Vol. 45, Iss. 15; p. 107 (5 pages)

[Text+Graphics](#)

[Page Image - PDF](#)

[Abstract](#)

7. **Lucent Technologies Boosts Field-Programmable Gate Array -FPGA- Performance for Broadband Communications Applications**

Business Editors/High Tech Writers. **Business Wire**. New York: Jul 3, 2000. p. 1

[Full text](#)

[Abstract](#)

8. **USB 2.0 controller supports UTMI spec**

**Electonic Times**. Jun 19, 2000. p. 37

[Full text](#)

[Citation](#)

9. **Chip count is cut for baseband processing**

**Electonic Times**. May 22, 2000. p. 16

[Full text](#)

[Citation](#)

10. **PixelFusion looks to Net for home**  
*Electromic Times.* May 22, 2000. p. 4  
[Full text](#) [Citation](#)
- 
11. **Programmable show heads for systematic benefits**  
*Electromic Times.* Apr 25, 2000. p. 48  
[Full text](#) [Citation](#)
- 
12. **Reconfigurable chicken - or an egg?**  
*Electromic Times.* Apr 25, 2000. p. 34  
[Full text](#) [Citation](#)
- 
13. **FPGAs bulk up for system-on-chip duty**  
*Jeff Child. Penton's Embedded Systems Development.* Jan 2000. Vol. 3, Iss. 1; p. 23 (6 pages)  
[Text+Graphics](#) [Page Image - PDF](#) [Citation](#)
- 
14. **LCENT TECHNOLOGIES: Lucent delivers new FPSCs for high speed PCI bus and backplane data interfaces**  
*M2 Presswire.* Coventry: Nov 9, 1999. p. 1  
[Full text](#) [Citation](#)
- 
15. **XILINX: Flash based FPGA configurator enhances advantages of re-programmable logic**  
*M2 Presswire.* Coventry: Oct 29, 1999. p. 1  
[Full text](#) [Citation](#)
- 
16. **Atmel gets with the program**  
*Craig Matsumoto. Electronic Engineering Times.* Manhasset: Oct 11, 1999. p. 1 (2 pages)  
[Text+Graphics](#) [Page Image - PDF](#) [Citation](#)
- 
17. **RTL partitioning and synthesis for ASIC prototyping using FPGAs**  
*Electronic Engineering.* Oct 1, 1999. p. 55  
[Full text](#) [Citation](#)
- 
18. **Networks drive remote configurability**  
*Wallace Westfeldt. Electronic Engineering Times.* Manhasset: Sep 20, 1999. p. 98 (3 pages)  
[Text+Graphics](#) [Page Image - PDF](#) [Citation](#)
- 
19. **Verification takes reconfigurable route**  
*Sharon Lin, Steven Wang. Electronic Engineering Times.* Manhasset: Sep 20, 1999. p. 96 (2 pages)  
[Text+Graphics](#) [Page Image - PDF](#) [Citation](#)
- 
20. **Vendors line up to support advanced VME ICs**  
*David Lieberman. Electronic Engineering Times.* Manhasset: Aug 30, 1999. p. 4 (2 pages)  
[Full text](#) [Page Image - PDF](#) [Citation](#)
- 
21. **Figuring out reconfigurable logic**  
*Brian Dipert. EDN.* Boston: Aug 5, 1999. Vol. 44, Iss. 16; p. 103 (7 pages)  
[Text+Graphics](#) [Page Image - PDF](#) [Abstract](#)
- 
22. **LSI's SoC formula: FPGAs plus ASICs**  
*Craig Matsumoto. Electronic Engineering Times.* Manhasset: Aug 2, 1999. p. 1 (2 pages)

[Full text](#)[Page Image - PDF](#)[Citation](#)

23. **VLSI Introduces Velocity RSP7+, The Next Generation Rapid Silicon Prototyping System; VLSI Continues Pioneering Work in Quick Time-to-Market for SOC ASICs.**  
*Business Editors & High-tech Writers. Business Wire.* New York: Jun 14, 1999. p. 1

[Full text](#)[Abstract](#)

24. **Avnet Design Services Creates Development System Based On Xilinx Virtex FPGA**  
*Business Editors and High-Tech Writers. Business Wire.* New York: Jun 8, 1999. p. 1

[Full text](#)[Abstract](#)

25. **Board pairs front-panel data-port, VXI**  
*David Lieberman. Electronic Engineering Times.* Manhasset: Apr 19, 1999. p. 94 (1 page)

[Full text](#)[Page Image - PDF](#)[Citation](#)

26. **Synopsys Enhances FPGA Express And FPGA Compiler II With Support for Embedded Programmable Technologies**  
*Business Editors and High Tech writers. Business Wire.* New York: Mar 15, 1999. p. 1

[Full text](#)[Abstract](#)

27. **J-Bits now hardware over the NET**  
*Electronic Engineering.* Feb 1, 1999. p. 49

[Full text](#)[Abstract](#)

28. **System-level for SoC**  
*Electonic Times.* Jan 1, 1999. p. 6

[Full text](#)[Citation](#)

29. **FPGA suit settled**  
*Electomnic Times.* Sep 1, 1998. p. 1

[Full text](#)[Citation](#)

30. **GateField Strategic Alliance with Actel Breaks New Ground**  
*PR Newswire.* New York: Aug 24, 1998. p. 1

[Full text](#)[Abstract](#)

1-30 of 44

< First | < Previous 1 2 [Next >](#)Want an alert for new results sent by email? [Set up Alert](#) [About](#)Results per page: [30](#) 

## Basic Search

Tools: [Search Tips](#) [Browse Topics](#) [2 Recent Searches](#)  ("field programmable gate" or fpga) w/20 (config\* and interfac\*)[Search](#)[Clear](#)Database:  Multiple databases...  [Select multiple databases](#)Date range:  Before this date...   10/26/2000 [About](#)Limit results to:  Full text documents only

Scholarly journals, including peer-reviewed  About

More Search Options

Copyright © 2005 ProQuest Information and Learning Company. All rights reserved. [Terms and Conditions](#)

[Text-only interface](#)




[Return to the USPTO NPL Page](#) | [Help](#)

Databases selected: Multiple databases...

[New! Dissertations in ABI/INFORM](#)

## Results

44 documents found for: ((*"field programmable gate" or fpga*) w/20 (*config\** and *interfac\**))  
AND PDN(<10/26/2000)

[Setup Alert](#) [About](#)

All sources  Scholarly Journals  Trade Publications  Dissertations

[Mark / Clear all on page](#) | [View marked documents](#)

[Show all documents](#)

Sort results by: [Most recent first](#)

31. **Co. sees future in ESP – QuickLogic's new ICs to wed hard and soft cores**  
Crista Souza. **Electronic Buyers' News**. Aug 3, 1998. p. PG.32

[Full text](#)

[Citation](#)

32. **Educational programmable system for prototyping digital circuits**  
Andrej Zemva, Andrej Trost, Baldomir Zajc. **International Journal of Electrical Engineering Education**. Manchester: Jul 1998. Vol. 35, Iss. 3; p. 236 (9 pages)

[Text+Graphics](#)

[Page Image - PDF](#)

[Citation](#)

33. **FPGAs take on the PCI performance challenge**  
Dave Bursky. **Electronic Design**. Cleveland: May 25, 1998. p. 14 (5 pages)

[Text+Graphics](#)

[Page Image - PDF](#)

[Citation](#)

34. **FPGAs offer higher speeds and densities Orca series 3 family of FPGAs**  
Electonic Times. Mar 23, 1998. p. 33

[Full text](#)

[Citation](#)

35. **LUCENT TECHNOLOGIES: New Series 3 family of FPGAs offers system-level features for faster development**  
M2 Presswire. Coventry: Mar 4, 1998. p. 1

[Full text](#)

[Abstract](#)

36. **ColdFire embedded in FPGA**  
Lindsey Vereen. **Embedded Systems Programming**. San Francisco: Mar 1998. Vol. 11, Iss. 3; p. 9 (1 page)

[Full text](#)

[Page Image - PDF](#)

[Abstract](#)

37. **Motorola Develops the World's First Reconfigurable Embedded System Technology**  
Business Editors/Technology Writers. **Business Wire**. New York: Feb 16, 1998. p. 1

[Full text](#)

[Abstract](#)

38. **Crosstalk**  
Anonymous. **Electronic Engineering Times**. Manhasset: Nov 24, 1997. p. 48 (2 pages)

[Full text](#)

[Page Image - PDF](#)

[Citation](#)

39. **Design software**  
Chad Fasca, Dylan McGrath. **Electronic News**. New York: Sep 1, 1997. Vol. 43, Iss. 2183; p. 36 (1

page)

[Text+Graphics](#)

[Page Image - PDF](#)

[Citation](#)

---

40. **FPGAs take on the PCI performance challenge**

Dave Bursky. **Electronic Design**. Cleveland: May 27, 1997. p. 40 (5 pages)

[Text+Graphics](#)

[Page Image - PDF](#)

[Citation](#)

---

41. **FPGAs take on the PCI performance challenge**

Dave Bursky. **Electronic Design**. Cleveland: Apr 14, 1997. Vol. 45, Iss. 8; p. 111 (6 pages)

[Text+Graphics](#)

[Page Image - PDF](#)

[Citation](#)

---

42. **Novel techniques enhance data-acquisition-system accuracy**

Baier, Stephan, Voehringer, Uwe. **EDN**. Boston: Aug 15, 1996. Vol. 41, Iss. 17; p. 101 (8 pages)

[Text+Graphics](#)

[Page Image - PDF](#)

[Abstract](#)

---

43. **Reconfigurable computing hits snags -- FPGA devices, software support need improvement**

Chappell Brown. **Electronic Engineering Times**. Manhasset: Oct 23, 1995. p. 91

[Full text](#)

[Citation](#)

---

44. **Xilinx adds floor planner**

Richard Goering. **Electronic Engineering Times**. Manhasset: May 15, 1995. p. 98

[Full text](#)

[Citation](#)

---

31-44 of 44

[< First](#) | [< Previous](#) [1](#) [2](#) [Next >](#)

Want an alert for new results sent by email? [Set up Alert](#) [About](#)

Results per page: [30](#)

## Basic Search

Tools: [Search Tips](#) [Browse Topics](#) [2 Recent Searches](#)

("field programmable gate" or fpga) w/20 (config\* and interfac\*)

[Search](#)

[Clear](#)

Database:  [Multiple databases...](#) [Select multiple databases](#)

Date range:  [Before this date...](#)  [10/26/2000](#) [About](#)

Limit results to:  [Full text documents only](#)

[Scholarly journals, including peer-reviewed](#) [About](#)

[More Search Options](#)

Copyright © 2005 ProQuest Information and Learning Company. All rights reserved. [Terms and Conditions](#)

[Text-only interface](#)


[Return to the USPTO NPL Page](#) | [Help](#)
 Basic Search

 Advanced Search

 Topic Guide

 Publication Search

 Marked List : 0 documents  
[My Research Summary](#)

 Interface language:  
 English

Databases selected: Multiple databases...

[New! Dissertations in ABI/INFORM](#)

## Results

7 documents found for: ("field programmable gate" or fpga) AND PDN  
(<10/26/2000)

 Set up Alert | [About](#)
 All sources |  Scholarly Journals |  Trade Publications

 [Mark / Clear all on page](#)
 View marked documents

 Show all documents

 Sort results by:  Most recent first

1. **Mentor Graphics Targets Inventra IP for Actel FPGA Devices**  
*PR Newswire.* New York: Mar 20, 2000. p. 1

 Full text

 Abstract

2. **Contrasting paradigms for the development of wearable computers**  
*Chris Baber, David J Haniff, Sandra I Woolley.* **IBM Systems Journal.** Armonk: 1999. Vol. 38, Iss. 4; p. 551 (15 pages)

 Text+Graphics

 Page Image - PDF

 Abstract

3. **The universal serial bus is ready to take off as components and end products hit the street**  
*Richard Nass.* **Electronic Design.** Cleveland: May 26, 1998. Vol. 46, Iss. 13; p. 321 (4 pages)

 Text+Graphics

 Page Image - PDF

 Citation

4. **IEEE 1284 controller rolls**  
*Anonymous.* **Electronic Engineering Times.** Manhasset: Apr 6, 1998. p. 90 (1 page)

 Full text

 Page Image - PDF

 Citation

5. **Chip enables addition of EPP/ECP to devices**  
*Electronic Buyers' News.* Mar 23, 1998. p. PG.48

 Full text

 Citation

6. **Hot 100 products of 1997**  
*Anonymous.* **EDN.** Boston: Dec 4, 1997. Vol. 42, Iss. 25; p. 47 (21 pages)

 Text+Graphics

 Page Image - PDF

 Citation

7. **The universal serial bus is ready to take off as components and end products hit the street**  
*Richard Nass.* **Electronic Design.** Cleveland: Aug 4, 1997. Vol. 45, Iss. 16; p. 56 (2 pages)

 Text+Graphics

 Page Image - PDF

 Citation

1-7 of 7

 Want an alert for new results sent by email?  Set up Alert | [About](#)

 Results per page:  30

**Basic Search**

 Tools: [Search Tips](#) [Browse Topics](#) [1 Recent Searches](#)

("field programmable gate" or fpga) and 1284

Database:   [Select multiple databases](#)

Date range:   [About](#)

Limit results to:  [Full text documents only](#)   
 [Scholarly journals, including peer-reviewed](#)  [About](#)

[More Search Options](#) 

Copyright © 2005 ProQuest Information and Learning Company. All rights reserved. [Terms and Conditions](#)

[Text-only interface](#)

From: 